

Applicant(s): Matthew J. Adiletta et al.


SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM

FIG. 1

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM




FIG. 2A

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM





FIG. 2B



**FIG. 3**

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM**FIG. 3A**

Applicant(s): Matthew J. Adiletta et al.  
 SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM

```

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
CONTEXT | 1 | 1 | 1 | 1 | xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 0 | db | xx | wake-up event | va | xxxxxxxx | ctx cmd |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+

```

#### Context Descriptors:


##### 1) Wake-up Events (Bits 8-15)

- 0 = kill
- 1 = voluntary
- 2 = SRAM
- 4 = SDRAM
- 8 = FBI
- 16 = INTER\_THREAD
- 32 = PCI\_DMA\_1
- 64 = PCI\_DMA\_2
- 128 = SEQ\_NUM\_LSB

- 2) db -> branch defer amount (Bit 17)
- 3) va -> value of sequence number (Bit 7)
- 4) OPCODE Bits (29-31)
- 5) cxt\_cmd

**FIG. 3B**

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM**FIG. 3C**





Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM




FIG. 4B

Applicant(s): Matthew J. Adiletta et al.  
SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM





FIG. 4C

Applicant(s): Matthew J. Adiletta et al.  
 SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM

# SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ

where  $Trcd$  = RAS to CAS delay  
 $Tdp1$  = DATA Input to Precharge Delay  
 $Trp$  = Time to Precharge

without Active Memory Optimization



with Active Memory Optimization




FIG. 4D

Applicant(s): Matthew J. Adiletta et al.  
 SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM






FIG. 5A

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM



Applicant(s): Matthew J. Adiletta et al.  
SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM

**FIG. 5C**

Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
RAM





FIG. 6A

Applicant(s): Matthew J. Adiletta et al.  
 SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM





Applicant(s): Matthew J. Adiletta et al.

SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM





FIG. 6C

Applicant(s): Matthew J. Adiletta et al.  
 SRAM CONTROLLER FOR PARALLEL PROCESSOR  
 ARCHITECTURE INCLUDING AN ADDRESS AND COMMAND  
 QUEUE AND METHOD FOR CONTROLLING ACCESS TO A  
 RAM



**FIG. 6D**